EE 330 Lecture 37

Digital Circuit Design

- Basic Logic Gates
- Properties of Logic Families
- Characterization of CMOS Inverter

Fall 2025 Exam Schedule

Exam 1 Friday Sept 26


Exam 2 Friday October 24

Exam 3 Friday Nov 21

Final Exam Monday Dec 15 12:00 - 2:00 PM

Attachment to Exam 2

Basic Two-Port Amplifier Gain Table



Attachment to Exam 2

Basic Amplifier Application Gain Table

(for low-frequency operation)


	CE/CS		CC/CD		CB/CG		CEwRE/CSwRS	
	BJT	MOS	BJT	MOS	BJT	MOS	BJT	MOS
	$v_{\rm in}$	v_{in}	v _{in} ⊕ vout	v_{in}	v_{in}	$v_{\rm in}$	v_{in}	$v_{ m in}$
			$v_{\rm in}$	$v_{\rm in}$			۵	
A _V	- g _m R _C		<u>9m</u> 9m + 9E		$g_{m}R_{C}$		– R C RE	
	$-\frac{I_{CQ}R_{C}}{V_{t}}$	$-\frac{2I_{DQ}R_{D}}{V_{EB}}$	$\frac{I_{CQ}R_E}{I_{CQ}R_E + V_t}$	$\frac{2I_{DQ}R_{E}}{2I_{DQ}R_{E} + V_{EB}}$	$\frac{I_{CQ}R_{C}}{V_{t}}$	$\frac{2I_{DQ}R_{C}}{V_{EB}}$		
R _{in}	r _π		r _π +βR _E		9 _m -1		r _π + βR _E	
	$\frac{\beta V_t}{I_{CQ}}$	∞	$\frac{\beta V_t}{I_{CQ}} + \beta R_E \cong \beta R_E$	∞	$\frac{V_{t}}{I_{CQ}}$	$\frac{V_{EB}}{2I_{DQ}}$	$\beta \left(\frac{V_t}{I_{CQ}} + R_E \right) \simeq \beta R_E$	∞
R _{out}	R _C		9 _m -1		R _C		R _C	
	•		$\frac{V_t}{I_{CQ}}$	V _{EB} 2I _{DQ}				

(not two-port models for the four structures)

Can use these equations only when small signal circuit is EXACTLY like that shown!!

Review from Last Lecture

Hierarchical Digital Design Domains:



Review from Last Lecture

Hierarchical Digital Design Domains:

Behavioral: Describes what a system does or what it should do

Structural: Identifies constituent blocks and describes how these

blocks are interconnected and how they interact

Physical: Describes the constituent blocks to both the

transistor and polygon level and their physical

placement and interconnection

Multiple representations often exist at any level or sublevel

Review from Last Lecture Frontend design

Representation of Digital Systems Standard Approach to Digital Circuit Design

- 1. Behavioral Description
 - Technology independent
- 2. RTL Description

(must verify $(1) \Leftrightarrow (2)$)

3. RTL Compiler

Registers and Combinational Logic Functions

4. Logic Optimizer

5. Logic Synthesis

Generally use a standard call library for synthesis



Review from Last Lecture

Backend design

6. Place and Route

(physically locates all gates and registers and interconnects them)

- 7. Layout Extraction
 - DRC
 - Back Annotation
- 8. Post Layout simulation

May necessitate a return to a higher level in the design flow

Logic synthesis, though extensively used, often is not as efficient nor as optimal for implementing some important blocks or some important functions

These applications generally involve transistor level logic circuit design that may combine one or more different logic design styles

15 of 97

Logic Optimization

What is optimized (or minimized)?

- Number of Gates
- Number or Levels of Logic
- Speed
- Delay
- Power Dissipation
- Area
- Cost
- Peak Current
- • •

Standard Cell Library

- Set of primitive building blocks that have been pre-characterized for dc and high frequency performance
- Generally includes basic multiple-input gates and flip flops
- P-cells often included
- Can include higher-level blocks
 - Adders, multipliers, shift registers, counters,...
- Cell library often augmented by specific needs of a group or customer

Digital Circuit Design

- Hierarchical Design
- Basic Logic Gates
 - **Properties of Logic Families**
 - Characterization of CMOS Inverter
 - Static CMOS Logic Gates
 - Ratio Logic
 - Propagation Delay
 - Simple analytical models
 - FI/OD
 - Logical Effort
 - Elmore Delay
 - Sizing of Gates
 - The Reference Inverter

- Propagation Delay with Multiple Levels of Logic
- Optimal driving of Large Capacitive Loads
- Power Dissipation in Logic Circuits
- Other Logic Styles
- Array Logic
- Ring Oscillators

done




partial

Logic Circuit Block Design

Many different logic design styles

- Static Logic Gates
- Complex Logic Gates
- Pseudo NMOS
- Pass Transistor Logic
- Dynamic Logic Gates
 - Domino Logic
 - Zipper Logic
 - Output PredictionLogic

Various logic design styles often combined in the implementation of one logic block



$$\boldsymbol{Y}=\overline{\boldsymbol{X}}$$

$$\mathbf{Y} = \mathbf{X}$$

$$\boldsymbol{Y}=\boldsymbol{A}+\boldsymbol{B}$$

$$A \longrightarrow Y$$

$$\mathbf{Y} = \mathbf{A} \bullet \mathbf{B}$$


$$\frac{A}{B}$$
 \longrightarrow Y

$$\bm{Y} = \overline{\bm{A} + \bm{B}}$$

$$\boldsymbol{Y} = \overline{\boldsymbol{A} \bullet \boldsymbol{B}}$$

$$\mathbf{Y} = \mathbf{A} \oplus \mathbf{B}$$

$$Y = \overline{A \oplus B}$$



$$Y = \overline{A \bullet B + C \bullet D}$$

$$Y = \overline{(A+B) \cdot (C+D)}$$

$$\mathbf{Y} = \mathbf{A_1} + \mathbf{A_2} + ... \mathbf{A_n}$$

$$A_1$$

$$Y = \overline{A_1 + A_2 + ...A_n}$$

$$A_1$$

$$\mathbf{Y} = \mathbf{A}_1 \bullet \mathbf{A}_2 \bullet ... \mathbf{A}_n$$

$$A_1$$

$$Y = \overline{A_1 \bullet A_2 \bullet ... A_n}$$

$$A_1$$
 Y

$$Y = A_1 \otimes A_2 \otimes ... \otimes A_n$$

$$Y = \overline{A_1 \otimes A_2 \otimes ... \otimes A_n}$$
20 of 97

$$X - Y = \overline{X}$$

$$\mathbf{Y} = \overline{\mathbf{X}}$$

$$X - Y = X$$

$$Y = X$$

$$A \rightarrow Y \qquad Y = A + B$$

$$Y = A + B$$

$$Y = A \bullet B$$

$$\begin{array}{c} A \\ B \end{array} \begin{array}{c} Y \\ \end{array} Y = A \oplus B$$

$$\begin{array}{c} A \\ B \end{array} \longrightarrow Y \qquad Y = \overline{\mathbf{A} \oplus \mathbf{B}}$$

$$\boldsymbol{Y} = \overline{\boldsymbol{A} + \boldsymbol{B}}$$

$$\boldsymbol{Y} = \overline{\boldsymbol{A} \bullet \boldsymbol{B}}$$

$$Y = A \oplus B$$

$$Y = \overline{A \oplus B}$$

Question: How many basic one and two input gates exist and how many of these are useful?

The set of NOR gates is complete

Any combinational logic function can be realized with only multiple-input NOR gates

The set of NAND gates is complete

Any combinational logic function can be realized with only multiple-input NAND gates

Performance of the BASIC gates is critical!


A gate logic family can be formed based upon a specific design style for implementing logic functions

Many different gate logic family types exist NMOS, PMOS, CMOS, TTL, ECL, RTL, DCTL,...

Substantial differences in performance from one family type to another

Power, Area, Noise Margins,

It suffices to characterize the inverter of a logic family and then express the performance of other gates in that family in terms of the performance of the inverter.



What characteristics are required and desirable for an inverter to form the basis for a useful logic family?

What restrictions are there on the designer for building Boolean circuits?

None !!!!

It must "work" as expected

Designer is Master of the silicon!

What are the desired characteristics of a logic family?

- 1. High and low logic levels must be uniquely distinguishable (even in a long cascade)
- 2. Capable of driving many loads (good fanout)
- Fast transition times (but in some cases, not too fast)
- 4. Good noise margins (low error probabilities)
- 5. Small die area
- 6. Low power consumption
- 7. Economical process requirements

- 8. Minimal noise injection to substrate
- 9. Low leakage currents
- 10. No oscillations during transitions
- 11. Compatible with synthesis tools
- 12. Characteristics do not degrade too much with temperature
- 13. Characteristics do not vary too much with process variations

Are some of these more important than others?

Yes! – must have well-defined logic levels for circuits to even function as logic

Are some of these more important than others?


Yes! – must have well-defined logic levels for circuits to even function as logic

What properties of an inverter are necessary for it to be useful for building a logic family

What are the logic levels for a given inverter of a given logic family?

Can we legislate them?

- Some authors choose to simply define a value for them
- Simple and straightforward approach
- But what if the circuit does not interpret them the same way they are defined !!



Can we legislate them?

In 1897 the Indiana House of

Representatives unanimously passed a measure redefining the area of a circle and the value of pi. (House Bill no. 246, introduced by Rep. Taylor I. Record.) The bill died in the state Senate.



Main page

Contents

Current events

Random article

About Wikipedia

Contact us

Donate

Contribute

Help

Learn to edit


en.wikipedia.org/wiki/Indiana_General_Assembly

Indiana Pi Bill


From Wikipedia, the free encyclopedia

The **Indiana Pi Bill** is the popular name for bill #246 of the 1897 sitting of the Indiana General Assembly, one of the most notorious attempts to establish mathematical truth by legislative fiat. Despite its name, the main result claimed by the bill is a method to square the circle, although it does imply various incorrect values of the mathematical constant π , the ratio of the circumference of a circle to its diameter.^[1] The bill, written by a physician who was an amateur mathematician, never became law due to the

Can we legislate them?



World's most widely used electronics text



$$V_H = ?$$

 $V_L = ?$

Noise Margins The static operation of a logic-circuit family is characterized by the voltage transfer characteristic (VTC) of its basic inverter. Figure 10.2 shows such a VTC and defines its four parameters; V_{OH} , V_{OL} , V_{IH} , and V_{IL} . Note that V_{IH} and V_{IL} are defined as the points at which the slope of the VTC is -1. Also indicated is the definition of the threshold voltage V_M , or V_{th} as we shall frequently call it, as the point at which $v_Q = v_t$. Recall that we discussed the VTC in its generic form in Section 1.7, and have also seen actual VTCs in Section 4.10 for the CMOS inverter, and in Section 5.10 for the BJT inverter.

The robustness of a logic-circuit family is determined by its ability to reject noise, and thus by the noise margins NH_H and NM_I ,

$$NM_H \equiv V_{OH} - V_{IH} \tag{10}$$

$$NM_L \equiv V_{IL} - V_{OL} \tag{10.2}$$








FIGURE 10.2 Typical voltage transfer characteristic (VTC) of a logic inverter, illustrating the definition of the critical points.



Can we legislate them?










Can we legislate them?


- Some authors choose to define them based upon specific features of inverter
- Analytical expressions may be complicated
- But what if the circuit does not interpret them the same way they are defined !!






- The inverter <u>will</u> interpret them the way the circuit really operate as a Boolean system !!
- Analytical expressions may be complicated
- How is this determination made?










Consider a very long cascade of inverters

Apply a large voltage at the input (alternatively a small input could be used) w.l.o.g. assume an even number of inverters in chain indicated









Consider a very long cascade of inverters


Apply a large voltage at the input (alternatively a small input could be used) w.l.o.g. assume an even number of inverters in chain indicated





If logic levels are to be maintained, the voltage at the end of this even number of stages must be V_H , that of the next must be V_L , the next V_H , etc. (may not be applicable for first few outputs near the input)




$$V_H = ?$$












- Two inverter loop
- Very useful circuit!

The two-inverter loop




The two-inverter loop





Standard 6-transistor SRAM Cell


The two-inverter loop



5-transistor SRAM Cell


Will also work but less common (less area but degraded performance)


Ask the inverter how it will interpret logic levels




Thus, consider the inverter pair

Ask the inverter how it will interpret logic levels







 V_{H} and V_{L} will be on the intersection of the transfer characteristics of the inverter <u>pair</u> (IPTC) and the $V'_{OUT} = V_{IN}$ line



Observation



When $V_{OUT}=V_{IN}$ for the inverter, V'_{OUT} is also equal to V_{IN} . Thus the intersection point for $V_{OUT}=V_{IN}$ in the inverter transfer characteristics (ITC) is also an intersection point for $V'_{OUT}=V_{IN}$ in the inverter-pair transfer characteristics (IPTC). This intersection point is defined as V_{TRIP}



Implication: Inverter characteristics can be used directly to obtain V_{TRIP} 50 of 97

Logic Family Characteristics


What properties of an inverter are necessary for it to be useful for building a two-level logic family?

The inverter-pair transfer characteristics must have three unique intersection points with the $V'_{OUT} = V_{IN}$ line

What are the logic levels for a given inverter of for a given logic family?

The two extreme intersection points of the inverter-pair transfer V_{OUT} characteristics with the $V_{OUT} = V_{IN}$ line

Can we legislate V_H and V_I for a logic family ? No!




What other properties of the inverter are desirable?


Reasonable separation between V_H and V_L (enough separation so that noise does not cause circuit to interpret level incorrectly) Often thought to want

$$V_{\text{TRIP}} \cong \frac{V_{\text{H}} + V_{\text{L}}}{2}$$
 (to provide adequate noise immunity and process insensitivity)

What happens near the quasi-stable operating point?




 S_2 closed and X=Y= V_{TRIP}



What happens near the quasi-stable operating point?


 S_2 closed and X=Y= V_{TRIP}




If X decreases even very slightly, will move to the X=0, Y=1 state (very fast)

If X increases even very slightly, will move to the X=1, Y=0 state (very fast)

What if the inverter pair had the following transfer characteristics?



What if the inverter pair had the following transfer characteristics?



Multiple levels of logic

Every intersection point with slope <1 is a stable point


Every intersection point with slope >1 is a quasi-stable point


What are the transfer characteristics of the static CMOS inverter pair?


$$V_{_{\mathsf{IN}}}$$
 Out

Consider first the inverter

Transfer characteristics of the static CMOS inverter







Vin is so high that M₁ triode, M₂ cutoff Case 1

$$\begin{split} &I_{_{D1}}=\mu_{_{n}}C_{_{OXn}}\frac{W_{_{1}}}{L_{_{1}}}\bigg(V_{_{IN}}-V_{_{Tn}}-\frac{V_{_{OUT}}}{2}\bigg)V_{_{OUT}}\\ &I_{_{D2}}=0 \end{split}$$

Equating I_{D1} and $-I_{D2}$ we

obtain:
$$0 = \mu_{\scriptscriptstyle n} C_{\scriptscriptstyle OXn} \, \frac{W_{\scriptscriptstyle 1}}{L_{\scriptscriptstyle 1}} \bigg(V_{\scriptscriptstyle IN} - V_{\scriptscriptstyle Tn} - \frac{V_{\scriptscriptstyle OUT}}{2} \bigg) V_{\scriptscriptstyle OUT}$$

It can be shown that setting the first product term to 0 will not verify, thus

$$V_{\text{out}} = 0$$

valid for:

$$V_{_{\mathrm{GS1}}} \geq V_{_{\mathrm{Tn}}}$$

$$V_{DS1} < V_{GS1} - V_{Tn}$$
 $V_{GS2} \ge V_{TD}$


$$V_{_{GS2}} \geq V_{_{Tp}}$$

thus, valid for:

$$V_{_{IN}} \geq V_{_{Tn}}$$


$$V_{\text{OUT}} < V_{\text{IN}} - V_{\text{Tn}}$$
 $V_{\text{IN}} - V_{\text{DD}} \ge V_{\text{TD}}$

$$V_{_{IN}} - V_{_{DD}} \ge V_{_{Tp}}$$




Graphical Interpretation of these conditions:

$$V_{_{IN}} \geq V_{_{Tn}} \qquad V_{_{OUT}} < V_{_{IN}} - V_{_{Tn}} \qquad V_{_{IN}} - V_{_{DD}} \geq V_{_{Tp}}$$



Case 1 M_1 triode, M_2 cutoff


$$V_{\text{out}} = 0$$



61 of 97

Case 1 M_1 triode, M_2 cutoff


$$V_{\text{out}} = 0$$



Transfer characteristics of the static CMOS inverter


(Neglect λ effects)


Partial solution:




63 of 97

Regions of Operation for Devices in CMOS inverter





Case 2 M_1 triode, M_2 sat



Transfer characteristics of the static CMOS inverter

(Neglect λ effects)

Case 2 M₁ triode, M₂ sat

$$I_{\text{D1}} = \mu_{\text{n}} C_{\text{oxn}} \frac{W_{\text{1}}}{L_{\text{1}}} \left(V_{\text{IN}} - V_{\text{Tn}} - \frac{V_{\text{OUT}}}{2} \right) V_{\text{OUT}}$$

$$I_{_{D2}} = -\frac{\mu_{_{p}}C_{_{OXp}}}{2}\frac{\dot{W}_{_{2}}}{L_{_{2}}}\big(V_{_{IN}} - V_{_{DD}} - V_{_{Tp}}\big)^{^{2}}$$

Equating I_{D1} and $-I_{D2}$ we obtain:

$$\frac{\mu_{_{p}}C_{_{OXp}}}{2}\frac{W_{_{2}}}{L_{_{2}}}\!\left(V_{_{IN}}-V_{_{DD}}-V_{_{Tp}}\right)^{^{2}}\!=\mu_{_{n}}C_{_{OXn}}\frac{W_{_{1}}}{L_{_{1}}}\!\!\left(V_{_{IN}}-V_{_{Tn}}-\frac{V_{_{OUT}}}{2}\right)\!V_{_{OUT}}$$

valid for:

$$V_{_{\mathrm{GS1}}} \geq V_{_{\mathrm{Tn}}}$$

$$V_{\text{GS1}} \geq V_{\text{Tn}} \qquad V_{\text{DS1}} < V_{\text{GS1}} - V_{\text{Tn}} \qquad V_{\text{GS2}} \leq V_{\text{Tp}} \qquad V_{\text{DS2}} \leq V_{\text{GS2}} - V_{\text{T2}}$$

$$V_{GS2} \leq V_{Tp}$$

$$V_{DS2} \leq V_{GS2} - V_{T2}$$

thus, valid for:


$$V_{_{IN}} \geq V_{_{TR}}$$

$$V_{\text{out}} < V_{\text{in}} - V_{\text{tr}}$$


$$V_{_{IN}} - V_{_{DD}} \leq V_{_{Tp}}$$

$$V_{_{\text{IN}}} \geq V_{_{\text{TN}}} \qquad V_{_{\text{OUT}}} < V_{_{\text{IN}}} - V_{_{\text{TN}}} \qquad V_{_{\text{IN}}} - V_{_{\text{DD}}} \leq V_{_{\text{Tp}}} \qquad V_{_{\text{OUT}}} - V_{_{\text{DD}}} \leq V_{_{\text{IN}}} - V_{_{\text{DD}}} - V_{_{\text{Tp}}}$$

Case 2 M_1 triode, M_2 sat




Case 2 M_1 triode, M_2 sat




Transfer characteristics of the static CMOS inverter

Partial solution:



Case 3 M_1 sat, M_2 sat



Case 3 M_1 sat, M_2 sat

$$\begin{split} I_{_{D1}} &= \frac{\mu_{_{n}}C_{_{OXn}}}{2} \frac{W_{_{1}}}{L} \big(V_{_{IN}} - V_{_{Tn}}\big)^{^{2}} \\ I_{_{D2}} &= \frac{\mu_{_{p}}C_{_{OXp}}}{2} \frac{W_{_{2}}}{L_{_{2}}} \big(V_{_{IN}} - V_{_{DD}} - V_{_{Tp}}\big)^{^{2}} \end{split}$$

Equating I_{D1} and $-I_{D2}$ we obtain:


$$\frac{\mu_{_{p}}C_{_{OXp}}}{2}\frac{W_{_{2}}}{L_{_{2}}}\left(V_{_{IN}}-V_{_{DD}}-V_{_{Tp}}\right)^{2}=\frac{\mu_{_{n}}C_{_{OXn}}}{2}\frac{W_{_{1}}}{L_{_{1}}}\left(V_{_{IN}}-V_{_{Tn}}\right)^{2}$$

Which can be rewritten as:

$$\sqrt{\frac{\mu_{_{p}}C_{_{OXp}}}{2}\frac{W_{_{2}}}{L_{_{2}}}}\big(V_{_{DD}}\text{+}V_{_{Tp}}-V_{_{IN}}\big) = \sqrt{\frac{\mu_{_{n}}C_{_{OXn}}}{2}\frac{W_{_{1}}}{L_{_{1}}}}\big(V_{_{IN}}-V_{_{Tn}}\big)$$

Which can be simplified to:

$$V_{_{IN}} = \frac{\left(V_{_{Tn}}\right)\sqrt{\frac{\mu_{_{n}}C_{_{OXn}}}{2}\frac{W_{_{_{1}}}}{L_{_{_{1}}}}} + \left(V_{_{DD}} + V_{_{Tp}}\right)\sqrt{\frac{\mu_{_{_{p}}}C_{_{OXp}}}{2}\frac{W_{_{_{2}}}}{L_{_{_{2}}}}}}{\sqrt{\frac{\mu_{_{_{n}}}C_{_{OXn}}}{2}\frac{W_{_{_{1}}}}{L_{_{_{1}}}}} + \sqrt{\frac{\mu_{_{_{p}}}C_{_{OXp}}}{2}\frac{W_{_{_{2}}}}{L_{_{_{2}}}}}}$$



Transfer characteristics of the static CMOS inverter


(Neglect λ effects)

Case 3 M_1 sat, M_2 sat

$$V_{_{IN}} = \frac{\left(V_{_{Tn}}\right)\sqrt{\frac{\mu_{_{n}}C_{_{OXn}}}{2}\frac{W_{_{_{1}}}}{L_{_{_{1}}}}} + \left(V_{_{DD}} + V_{_{Tp}}\right)\sqrt{\frac{\mu_{_{p}}C_{_{OXp}}}{2}\frac{W_{_{_{2}}}}{L_{_{_{2}}}}}}{\sqrt{\frac{\mu_{_{n}}C_{_{OXn}}}{2}\frac{W_{_{_{1}}}}{L_{_{_{1}}}}} + \sqrt{\frac{\mu_{_{p}}C_{_{OXp}}}{2}\frac{W_{_{_{2}}}}{L_{_{_{2}}}}}}$$

Since $C_{ox_n} \cong C_{ox_p} = C_{ox}$ this can be simplified to:

$$V_{_{IN}} = \frac{\left(V_{_{Tn}}\right)\sqrt{\frac{W_{_{1}}}{L_{_{1}}}} + \left(V_{_{DD}} + V_{_{Tp}}\right)\sqrt{\frac{\mu_{_{p}}}{\mu_{_{n}}}} \frac{W_{_{2}}}{L_{_{2}}}}{\sqrt{\frac{W_{_{1}}}{L_{_{1}}}} + \sqrt{\frac{\mu_{_{p}}}{\mu_{_{n}}} \frac{W_{_{2}}}{L_{_{2}}}}}$$



valid for:

$$V_{_{GS1}} \geq V_{_{Tn}}$$

$$V_{\text{GS1}} \geq V_{\text{Tn}} \qquad V_{\text{DS1}} \geq V_{\text{GS1}} - V_{\text{Tn}} \qquad V_{\text{GS2}} \leq V_{\text{Tp}} \qquad V_{\text{DS2}} \leq V_{\text{GS2}} - V_{\text{T2}}$$

$$V_{_{GS2}} \leq V_{_{T_{\sharp}}}$$

$$V_{DS2} \leq V_{GS2} - V_{T2}$$

thus, valid for:


$$V_{_{IN}} \geq V_{_{Tn}}$$

$$V_{_{OUT}} \geq V_{_{IN}} - V_{_{Tr}}$$


$$V_{_{IN}} - V_{_{DD}} \leq V_{_{Tp}}$$

$$V_{_{IN}} \geq V_{_{TD}} \qquad V_{_{OUT}} \geq V_{_{IN}} - V_{_{TD}} \qquad V_{_{IN}} - V_{_{DD}} \leq V_{_{TD}} \qquad V_{_{OUT}} - V_{_{DD}} \leq V_{_{IN}} - V_{_{DD}} - V_{_{DD}} - V_{_{DD}} = V_{_{DD}} - V_$$


Case 3 M_1 sat, M_2 sat




Case 3 M_1 sat, M_2 sat



Partial solution:



Case 4 M_1 sat, M_2 triode



Transfer characteristics of the static CMOS inverter

(Neglect λ effects)

Case 4 M₁ sat, M₂ triode

$$I_{D1} = \frac{\mu_{n} C_{OXn}}{2} \frac{W_{1}}{L_{1}} (V_{IN} - V_{Tn})^{2}$$

$$I_{D2} = -\mu_{p} C_{OXp} \frac{\dot{W}_{2}}{L_{2}} (V_{IN} - V_{DD} - V_{Tp} - \frac{V_{OUT} - V_{DD}}{2}) \bullet (V_{OUT} - V_{DD})$$
Foliating I₂ and -I₂ we obtain:

Equating I_{D1} and $-I_{D2}$ we obtain:

$$\frac{\mu_{n}C_{oxn}}{2}\frac{W_{1}}{L_{1}}(V_{IN}-V_{Tn})^{2} = \mu_{p}C_{oxp}\frac{W_{2}}{L_{2}}(V_{IN}-V_{DD}-V_{Tp}-\frac{V_{OUT}-V_{DD}}{2}) \bullet (V_{OUT}-V_{DD})$$


valid for:

$$V_{\text{GS1}} \ge V_{\text{Tn}}$$
 $V_{\text{DS1}} \ge V_{\text{GS1}} - V_{\text{Tn}}$ $V_{\text{GS2}} \le V_{\text{Tp}}$ $V_{\text{DS2}} > V_{\text{GS2}} - V_{\text{T2}}$


thus, valid for:

$$V_{_{IN}} \geq V_{_{TN}} \qquad V_{_{OUT}} \geq \ V_{_{IN}} - V_{_{TN}} \qquad V_{_{IN}} - V_{_{DD}} \leq V_{_{Tp}} \qquad V_{_{OUT}} - V_{_{DD}} > V_{_{IN}} - V_{_{DD}} - V_{_{Tp}}$$


Case 4 M_1 sat, M_2 triode




Case 4 M_1 sat, M_2 triode



Partial solution:



Case 4 M_1 cutoff, M_2 triode



M₁ cutoff, M₂ triode Case 5

$$I_{D1} = 0$$

$$I_{D2} = -\mu_{p}C_{Oxp}\frac{W_{2}}{L_{2}}\left(V_{IN} - V_{DD} - V_{Tp} - \frac{V_{OUT} - V_{DD}}{2}\right) \bullet \left(V_{OUT} - V_{DD}\right)$$
Equating I_{D1} and $-I_{D2}$ we obtain:
$$V_{IN} \bullet V_{DD} = V_{DD} - V_{D$$

$$\mu_{\scriptscriptstyle p} C_{\scriptscriptstyle OXP} \, \frac{W_{\scriptscriptstyle 2}}{L_{\scriptscriptstyle 2}} \! \bigg(V_{\scriptscriptstyle IN} - V_{\scriptscriptstyle DD} - V_{\scriptscriptstyle TP} - \frac{V_{\scriptscriptstyle OUT} \text{-} V_{\scriptscriptstyle DD}}{2} \bigg) \bullet \big(V_{\scriptscriptstyle OUT} \text{-} V_{\scriptscriptstyle DD} \big) = 0$$

valid for:

$$V_{\text{GS1}} < V_{\text{Tn}}$$

$$V_{GS2} \leq V_{Tr}$$

$$V_{GS2} \le V_{Tp}$$
 $V_{DS2} > V_{GS2} - V_{T2}$


thus, valid for:

$$V_{_{\text{IN}}} < V_{_{\text{Tn}}}$$


$$V_{_{IN}} - V_{_{DD}} \leq V_{_{Tp}}$$

$$V_{_{IN}} - V_{_{DD}} \le V_{_{Tp}}$$
 $V_{_{OUT}} - V_{_{DD}} > V_{_{IN}} - V_{_{DD}} - V_{_{Tp}}$

Case 5 M_1 cutoff, M_2 triode





Case 5 M_1 cutoff, M_2 triode




Transfer characteristics of the static CMOS inverter

(Neglect λ effects)








Transfer characteristics of the static CMOS inverter


(Neglect λ effects)




From Case 3 analysis:

$$V_{_{IN}} = \frac{\left(V_{_{Tn}}\right) + \left(V_{_{DD}} + V_{_{Tp}}\right) \sqrt{\frac{\mu_{_{p}}}{\mu_{_{n}}}} \frac{W_{_{2}}}{W_{_{1}}} \frac{L_{_{1}}}{L_{_{2}}}}{1 + \sqrt{\frac{\mu_{_{p}}}{\mu_{_{n}}} \frac{W_{_{2}}}{W_{_{1}}} \frac{L_{_{1}}}{L_{_{2}}}}}$$

Inverter Transfer Characteristics of Inverter Pair




What are V_H and V_L ?




Find the points on the inverter pair transfer characteristics where V_{OUT} '= V_{IN} and the slope is less than 1

92 of 97

Inverter Transfer Characteristics of Inverter Pair for THIS Logic Family






$$V_H = V_{DD}$$
 and $V_L = 0$

Note this is independent of device sizing for THIS logic family !!

Designer can use sizing to achieve other desirable properties !!!



 V_{DD}

 M_2



Stay Safe and Stay Healthy!

End of Lecture 37